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1 Abstract
Process-induced variations are an important consideration
in the design of integrated circuits. Until recently, it was
sufﬁcient to model die-to-die shifts in device performance,
leading to the well known worst-case modeling and design
methodology [1, 2]. However, current and near-future in-
tegrated circuits are large enough that device and intercon-
nect parameter variations within the chip are as important
as those same variations from chip to chip. This presents
a new set of challenges for process modeling and charac-
terization and for the associated design tools and method-
ologies.
This paper examines the sources and trends of process
variability, the new challenges associated withthe increase
in within-die variability analysis, and proposes a modeling
and simulation methodology to deal with this variability.
2 Sources of Variability
The electrical performance of an integrated circuit is im-
pacted by two distinct sources of variation:
￿ Environmental factors which include variations in
power supply voltage and temperature. These factors
are highly design dependent and exhibit time con-
stants similar in scale to the clock frequency.
￿ Physical factors which include variations in the elec-
trical and physical parameters characterizing the be-
havior of active and passive devices. These variations
are caused by processing and mask imperfections and
various wearout mechanisms (e.g. electromigration).
These factors exhibit long time constants, typically
measured in years, and can be further divided into
two categories:
– Die-to-Die Physical Variations which are
largely independent of the design implementa-
tion and are usually modeled using worst-case
corners.
– Within-Die Physical Variations, the most pro-
nounced of which is the variation in polysili-
con gate dimension, and which depend on the
design implementation (layout) and for which
no general effective modeling and analysis
methodologies yet exist.
We denote the physical sources of variability by
P,a n d
divide it into the device variations which wewill denote by
D and the wire or interconnect variations which we will
denote by
W.
D contains parameters such as
V
t
h,
T
o
x,
while
W contains parameters such as wire geometry and
sheet resistivity. If
P is constant within a die, but varies
within a wafer or lot, then
P is independent of local differ-
ences within the chip, thus we can treat variations in
P as
noise imposed upon the circuit, and analyze it using worst-
case or Monte-Carlo analysis. In this case, we need only
the distribution describing
P to estimate the performance
variation in the design.
If
P varies within a die because (a) the die is large rela-
tive to the wafer, or (b)
P has a strong layout dependence
(e.g. nested vs. isolated effect on polysilicon line dimen-
sions [3]), then the task of determining the design perfor-
mance variation becomes more difﬁcult because the num-
ber of entities varying is larger [4, 5] and simple worst-
case analysis is not possible.
We denote the environmental sources of variability by
E
and include in them variations in the power supply and op-
erating temperature. We further note that delay variations
induced by cross-talk and other on-chip noise sources can
potentially be treated as a source of environmental vari-
ability, but that we will not do so in the remainder of this
paper.
3 Trends in Variability
In order to assess trends in variability, we use the circuit in
ﬁgure 1 which is composed of a buffer driving an identical
buffer through a length of minimum-width wire. We per-
form a simulation study of the circuit for a variety of tech-
nologies deﬁned in the 1997 SIA technology roadmap[6].
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Figure 1: Canonical circuit.
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Figure 2: Cross-section showing wire geometry.
In order to assure consistency across the various tech-
nologies, we maintained the width-to-length ratio in the
buffers, i.e. we scaled the area at the same rate as
L
e
f
f. We determined the length of minimum-width wire
for each technology by observing that the optimal de-
lay is achieved by the application of a buffer insertion
strategy[7]. Such a strategy sets the maximum line length
at:
L
m
a
x
=
p
2
(
￿
B
+
R
B
C
B
)
=
R
w
C
w,wh e r e
￿
B,
R
B and
C
B are the delay, output resistance and input capacitance
of the buffer, and
R
w and
C
w are per unit length of the
wire.
We considered ﬁve technologies in the 250 to 70 nm
gate length range conforming to the 1997 SIA technology
roadmap[6], and computed
L
m
a
x. The results are shown
in table I and in ﬁgure 2 which shows the wire geometry
parameters. The salient feature of the table is plotted in
ﬁgure 2 and shows that
L
m
a
x is not scaling as fast as
L
e
f
f
which recalls the increasing inﬂuence of interconnect in
advanced technologies.
Year
L
e
f
f
T
o
x
V
d
d
V
T
W
H
￿
L
m
a
x
nm nm V V
￿
￿
m
￿
2
1997 250 5 2.5 0.5 0.8 1.2 45 2123
1999 180 4.5 1.8 0.45 0.65 1.0 50 1920
2002 130 4 1.5 0.4 0.5 0.9 55 1670
2005 100 3.5 1.2 0.35 0.4 0.8 60 1526
2006 70 3 0.9 0.3 0.3 0.7 75 1303
Table 1: Technology parameters.
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Figure 3: Technology parameter variations.
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Figure 4:
L
m
a
x vs.
L
e
f
f.
2Year
L
e
f
f
T
o
x
V
T
W
H
￿
nm nm mV
￿
￿
m
￿
2
1997 80 0.4 50 0.2 0.3 10
1999 60 0.36 45 0.17 0.3 12
2002 45 0.39 40 0.14 0.27 15
2005 40 0.42 40 0.12 0.27 19
2006 33 0.48 40 0.1 0.25 25
Table 2: Technology parameter
3
￿ variations.
We now turn our attention to the impact of physical and
environmental variability on the performance of the sim-
ple circuit in ﬁgure 1. Table II lists the three-sigma ranges
assumed for the physical variables and broadly conforms
to the variability assumptions made in the SIA roadmap.
In order to assess the environmental variability, we as-
sumed that
V
d
d has a tolerance of +/-10% and that the tem-
perature varies from 25 to 125 degrees Celsius.
We performed the variational assessment by perform-
ing 100 simulations for each technology node while vary-
ing all the environmental and physical parameters using
Latin-Hypercube sampling[8]. We then performed linear
regression to build a model for the delay as a function of
the sources of variability:
T
=
T
0
+
N
E
X
i
=
1
a
i
E
i
+
N
D
X
i
=
1
b
i
D
i
+
N
W
X
i
=
1
c
i
W
i (1)
If we center and normalize all distributions to have a
mean of zero and a unity standard deviation, and making
the natural assumption that the source of variations are in-
dependent, we ﬁnd that the sums of the coefﬁcients
a
i,
b
i
and
c
i can be interpreted as the relative (percentage) im-
pact on delay of the device, wire and environmental vari-
ations. Figure 4 shows the results of this analysis for the
ﬁve technologies considered. The radical increase in sen-
sitivity to wire variations can be explained by observing
from table III the relatively large increases in variability in
the wire parameters. This increase in variability is an im-
portant technology limitation and needs to be addressed,
especially since -as is clear from table III, the tolerances
in the BEOL (Back End Of Line, i.e. wiring levels) is -in
fact- assumed to scale slightly better than the FEOL(Front
End Of Line, i.e. polysilicon dimensions).
4 Analysis of Variability
A single scalar performance
z o fan e t w o r km a yb ee x -
pressed as a function of a vector of designable parameters,
X, and a vector of model parameters
p:
z
=
f
(
X
;
p
) (2)
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
9
7
9
9
0
1
0
3
0
5
0
7
p
e
r
c
e
n
t
E
n
v
i
r
o
n
m
e
n
t
D
e
v
i
c
e
W
i
r
e
Figure 5: Relative importance of variations in
E,
D and
W.
For digital integrated circuits, the designable parameter
vector
X typically contains device sizes. The parameter
vector
p contains elements which are physical (e.g. the
gate oxide thickness
T
o
x), elements which are empirical
(e.g. mobility reduction), and elements which are envi-
ronmental (e.g. the power supply voltage
V
d
d or tempera-
ture). The function
f is typically evaluated by simulation.
In this paper, we will assume that a circuit simulator such
as Spice [9] is used to evaluate
f.
Consider thecase where there is no within-die variation.
The vector
p will include the unique set of physical, em-
pirical and environmental parameters needed to predict the
behavior of the circuit. For example, for a CMOS circuit,
p would include the voltage supply
V
d
d, the temperature
T and the parameters of the simulation models for the N
and P-channel transistors. The dimension of
p is of order
10. New complex transistor models (e.g. BSIM [10]) can
appear to increase the dimension of
p, but many model
parameters will be constant for a given technology.
To model intra-chip variation, a statistical distribution
is associated with
p. This is done according to the type of
parameter:
￿ The environmental portion of
p is usually dealt with
based on speciﬁcations. For example, if the chip is
to operate for a range of supply voltage
V
d
d from 1.6
to 2.0, then one might use a uniform distribution over
that range.
￿ The device model portion of
p has been studied ex-
3tensively and numerous approaches exist for dealing
with it (see for example [11]). The model parameters
are typically represented by some joint probability
density function (JPDF)
N
(
u
;
S
),w h e r e
u is a vec-
tor of means and
S is a variance/covariance matrix.
Often, we choose to perform a principal component
rotation of the parameters to come up with a set of
uncorrelated parameters. This has two advantages, it
simpliﬁes the analysis algorithms and often reduces
the dimensionality of
p.
When analyzing the impact of variations, one is often
interested in determining the extreme value of
z,w h i c h
we denote by
z
w
c (where the
w
c stands for worst case),
and the conditions under which that extreme value occurs.
Assuming without loss of generality that smaller values
of
z are desirable, this implies ﬁnding the value of
z
w
c
which bounds (from above) a speciﬁed proportion of pos-
sible outcomes:
P
r
o
b
(
z
<
z
w
c
)
=
￿ (3)
The parameters which correspond to this extreme value,
z
w
c, are called the worst case parameters,
p
w
c.S i n c e
many combinations of parameters can result in the same
value of performance, we determine
p
w
c by solving the
following maximization problem:
p
w
c
=
m
a
x
p
P
r
o
b
(
p
) (4)
subject to:
f
(
p
)
=
z
w
c
Eq. (3) determines the most probable point (in parameter
space) on the
z
=
z
w
c surface. When
f is linear or mono-
tonic in
p, this turns out to be an easy computation to ﬁnd
the point on the surface closest to the center of the param-
eter distribution (see [1] chapter5). For a general function
f, the problem is still quite tractable because the dimen-
sion of
p is small. Figure 1 shows an example where the
dimension of
p is 2; the ellipses illustrate equi-probability
contours of
p and the dashed lines denote the values of the
performance
z.
In principle, given adequate analysis and simulation re-
sources, environmental variations can be predicted by us-
ing a circuit simulator to ﬁrst estimate the power dissipa-
tion of individual blocks (see for example [12, 13, 14, 15,
16]). It is then possible to analyze the power distribution
network to determine the variations in
V
d
d. It is also pos-
sible to model the spatial distribution of power dissipation
and use that in a thermal simulator to determine the varia-
tions in the temperature
T (see for example [17] and [18]).
We are left with the analysis of within-die physical vari-
ations. Stine [19] distinguishes four components of phys-
ical variations:
-
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Figure 6: Worst Case Analysis.
￿ Wafer level variations (
W
L
V): these are typically
smooth variations across the wafer due to processing
non-uniformities such as thermal gradients.
￿ Die level variations (
D
L
V): these are caused by im-
perfections in the mask-making process, and by the
interaction between the lithography and the local lay-
out.
￿ Wafer-Die Interaction (
W
D
I): these are corrections
to account for the dependence of the die level com-
ponent on the location of the chip within the wafer.
￿ Random residuals: are what remains after the ﬁrst
three components are characterized and is assumed
to be normally distributed.
We can then express the spatial distribution of a physi-
cal parameter as:
P
(
x
;
y
)
=
P
W
L
V
(
x
;
y
)
+
P
D
L
V
(
x
;
y
)
+
P
W
D
I
(
x
;
y
)
+
N
(
0
;
￿
2
)
(5)
Observe that within any randomly selected die, the
wafer level variation component appears as a bias which
is a function of the coordinates of the die within the wafer,
and of higher level (e.g. lot-to-lot) variations. Since the
designer has no explicit control over the location of the
die in a wafer, this bias appears as a random number.
When the layout of adesign is complete, it is sometimes
possible to model the die-level variation components and
thus treat them as a deterministic bias in performing sub-
sequent variability analysis (see for example [20]). Often,
however, either (a) the phenomena involved are not well
4understood, or (b) the resources necessary to do the mod-
eling are not available, or (c) there is a need to estimate
the impact of within-die variability before the physical de-
sign is completed. In such a case must revert to a distri-
butional approach where we characterize the phenomena
statistically: i.e. the random residuals component grows
in magnitude to accommodate whatever variations are not
modeled. This is the analysis problem we wish to tackle,
in which we express the physical parameters simply as:
P
(
x
;
y
)
=
N
(
0
;
￿
2
) (6)
Examples and methodologies for the analysis of within-
die variability in this form can be found in [4].
5 Conclusions
The impact of variability on circuit design is (a) increasing
as we scale technology further, and (b) changing in char-
acter as the proportion of variations which is within-die
increase and therefore force designers to deal withtheir in-
teraction with detailed physical layout design. Near term
trends point to an overall increase in total variations, in the
portion of these variations that is within-die, and speciﬁ-
cally variations in wire performance. Designers and EDA
tool developers need to be cognizant of these trends and,
where applicable, use them to guide develop improved
analysis and design techniques.
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